




FX505DU Block Diagram







STRAP PINS



+1.8V5V5		+1.8V5V5	8,9,24,28,51,80,84
+1.8V5		+1.8V5	24,28,36,57,80,91
+2V5V5		+2V5V5	23,24,31,36,42,51,81,88,92,96

STRAP	Resistance	REMARKS
SR_CLK		1 USE BOARD CRYSTAL CLOCK AND USE BOARD NETWORKING AND ADDRESS CLOCKS (SR_CLK)
SR_RESET		1 USE BOARD FOR CATCH AND INTERRUPT CLOCKS AND USE BOARD NETWORKING CLOCKS

<Variant Name>

PEGATRON		Title	STRAPS, SOCKET, HS
Red-Header		Engineer:	Johnson Huang
Size	Project Name	PCX050DU	Rev
1			1.1


DATE: 2008-08-14 2008 08 14 14

+120V
 +120V Dual
 +60V
 +20V/0V
 +5V

+120V
 +120V Dual
 +60V
 +20V/0V
 +5V


+120V
 +120V Dual
 +60V
 +20V/0V
 +5V

5V
 5V
 5V
 5V
 5V



+1.2V		+1.2V	\$\frac{17}{80}\$	\$\frac{17}{80}\$
+0.9V (Dual)		+0.9V (Dual)	\$\frac{17}{80}\$	\$\frac{17}{80}\$
+0.6V		+0.6V	\$\frac{17}{80}\$	
+0.3VPP		+0.3VPP	\$\frac{17}{80}\$	
+0V		+0V	\$\frac{24}{80}, \frac{34}{80}, \frac{44}{80}, \frac{54}{80}, \frac{64}{80}, \frac{74}{80}\$	







CFL-H DDR4 SODIMM Decoupling


DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x pf (size)	Note
DDR4 2 Channels SCDDR5 128PC	VDDQ	4 near each side of the DDR4 connector close to VDD pin	8x 10uF (0603)	
		4 near each side of the DDR4 connector close to VDD pin	8x 1uF (0402)	
		1 pre-charge	1x 220uF (1741)	
	VTT	Placed on VTT plane close to DDR4, 1 cap stuffed, 1 pre-charge	2x 10uF (0603)	
		Placed on VTT plane close to DDR4	4x 1uF (0402)	
	VPP	DDR4 Pin solis, 1 per DDR4	2x 10uF (0603)	
		DDR4 Pin solis, 1 per DDR4	2x 1uF (0402)	
	VDDPHD		Place close to DDR4	2x 0.5uF (0402)
		Place close to DDR4	2x 2.2uF (0402)	




www.teknisi-indonesia.com






For EC Power

FX505 RF reserve @20180131




For PU / PD








33.Realtek RTL8111H




34.Transformer/RJ45

LAN layout note:




RJ45



PEGATRON		Title : LAN 2	
Revision: 1.0		Engineering	
Rev	Project Name	Project No	Rev
AS	Routing: Rev 1.0	30	1.0

ALC233-VB2-CG CODEC




+AC_BAT_SYS +AC_BAT_SYS 80,81,82,83,84,88,97

+AC_BAT_SYS



+AC_BAT_SYS



File

<Title>

Size


Document Number
FX505DU

Rev
1.1

Date: Tuesday, March 12, 2019


Sheet 38 of 72

USB 3.0 PORT 0 S/C (Gen 1)






www.teknisi-indonesia.com

USB 3.0 PORT 1 (Gen 1)





[illegible][illegible]



HDMI



DC data reference selection (internal pull down)
 1. Selection: Data reference (pull up) by I2C0
 2. Selection: Data reference (pull up) by I2C0
 3. Selection: Data reference (pull up) by I2C0
 4. Selection: Data reference (pull up) by I2C0
 5. Selection: Data reference (pull up) by I2C0
 6. Selection: Data reference (pull up) by I2C0
 7. Selection: Data reference (pull up) by I2C0
 8. Selection: Data reference (pull up) by I2C0
 9. Selection: Data reference (pull up) by I2C0
 10. Selection: Data reference (pull up) by I2C0
 11. Selection: Data reference (pull up) by I2C0
 12. Selection: Data reference (pull up) by I2C0
 13. Selection: Data reference (pull up) by I2C0
 14. Selection: Data reference (pull up) by I2C0
 15. Selection: Data reference (pull up) by I2C0
 16. Selection: Data reference (pull up) by I2C0
 17. Selection: Data reference (pull up) by I2C0
 18. Selection: Data reference (pull up) by I2C0
 19. Selection: Data reference (pull up) by I2C0



20180502-1
 Change CM Size to 0504
 Bales to 0402



CPU Thermal Sensor

temperature set=85 C

R3873(C2)=0.0012712--0.00007+16.147



CPU FAN



EC(PU@+3VS,10Kohm

GPU FAN



EC(PU@+3VS,10Kohm

6Pins Fan Connector Pins Definition



Pin No.	Function
Pin 1	TACHQ
Pin 2	GND
Pin 3	PWM
Pin 4	+5V

SSD/HDD

M.2 2280 KEY-M








Table 46. Revised 2000 New York Department of Health Survey Data

SATA Conn. 2.5"HDD







www.teknisi-indonesia.com



M.2 2230 KEY-E



Receptor Class	OP Type	OP Type	Receptor Class
1. Glutamate Receptors	AMPA	AMPA	1. Glutamate Receptors
2. GABA Receptors	GABA _A	GABA _A	2. GABA Receptors
3. Ionotropic Receptors	NMDA	NMDA	3. Ionotropic Receptors
4. Metabotropic Receptors	5-HT ₁	5-HT ₁	4. Metabotropic Receptors
5. Adrenergic Receptors	α ₁	α ₁	5. Adrenergic Receptors
6. Cholinergic Receptors	nAChR	nAChR	6. Cholinergic Receptors
7. Endocrine Receptors	Insulin	Insulin	7. Endocrine Receptors
8. Neurotrophic Receptors	NGF	NGF	8. Neurotrophic Receptors
9. Other Receptors	TRP	TRP	9. Other Receptors



+5VSUS 31,81
+5VS 36,50,51,57,80,87,89,91

Power LED

AIR PLANE LED

NOTE: AIR_LED#_R
High -> airplane mode ON -> LED ON
Low -> airplane mode OFF -> LED OFF

Charger LED

PCB/ID LOCATION

PWR LED
LED5601

Charger LED
LED5606

HDD LED
LED5604

RF LED
LED5602

HDD LED


PEGATRON Title : LED

PEGATRON PROPRIETARY AND CONFIDENTIAL
B01-1HW RDC-1HW2-1HW R01 Dupl1 Engineer: Johnson Huang

Size	Project Name	FX565DU	Rev
A4	Tuesday, March 12, 2019	56	72

Date Sheet of

Battery Conn.



ABBA assign: 1217-01UG0AS(1217-017L000) , doesn't include 1217-01EG000 (the same pool)

AC in Conn.



FX505DD/DT N17P/N18P Adaptor: 120W (6.32A)
FX505DU N18E-G0 Adaptor: 180W (9.23A)

65.NUT,Screw hole,Tooling hole

M.2 SSD NUT:



Tooling hole

drill 3*3.5



drill 1.7



drill 2.2*1.7




Screw hole

8 group:
CPU GPU bracket hole



D group:



Near Audio Jack
TOP: square 8
BOT: phi 8 drill 3



E:
TOP: phi 7 drill 6
BOT: phi 7 drill 6



F:
TOP: phi 8 drill 3
BOT: phi 4 drill 3



C group:
TOP: phi 8 drill 2.5
BOT: phi 8 drill 2.5



H group:





I group:
TOP: square 8*8.5 drill 2.5
BOT: square 8*8.5 drill 2.5




TOP: phi 7 drill 3
BOT: phi 7 drill 3




TOP: phi 3 drill 2.5
BOT: phi 3 drill 2.5




Hall sensor








Frame Buffer Partitions A/B/C/D





- N100 CPU does not support NVLink and SLI.
- Pull down **WHS_SWO**, **WHS_CVO**, **WHS_HVO**, and **WHS_FLL_HVO** rails to **GND** with 10 k resistor.
- Do not use any decoupling or filtering capacitor for **WHS_SWO**, **WHS_CVO**, **WHS_HVO**, or **WHS_FLL_HVO** rails.
- Leave **WHS_STAMP**, **EXT_REFCLK_SLL**, **WHS_REFCLK**, **WHS_TX**, and **WHS_RX** signals


DG-08780-001_v03 p38
NVHS_DVDD, NVHS_HVDD, NVHS_PLL_HVDD can be pull to GND using 10K ohm,
if no application







[illegible]

NV power sequence












35W VCORE POWER SUPPLY



5VO & 3VO POWER SUPPLY



0.9VS POWER SUPPLY




<Variant Names>

PEGATRON Title: +0.9VS


Engineer: Wayne Sung

Size Custom	Project Name FX505AN	Rev 1.0
Date: Tuesday, March 12, 2008 10:22 AM Page 82 of 97		


DDR & VTT POWER SUPPLY




1.8VSUS POWER SUPPLY



2.5VO POWER SUPPLY



0.9VSUS POWER SUPPLY



www.teknisi-indonesia.co





• Variant Names:

PEGATRON Title : POWER_0.9VSUS


Engineer: **Wayne Sung**

Size Custom	Project Name EX505AN	Rev 1.0
----------------	--------------------------------	------------


DATE: Tuesday, March 12, 2019 PAGE: 85 of 97




BATTERY CHARGER




+FBVDDQ POWER SUPPLY



LOAD SWITCH



DSC_VGA_PWR POWER




SUSB#_PWR POWER Control



SUSC#_PWR POWER Control




DSC_VGA_PWR POWER Control




+AC_BAT_SYS	→	+AC_BAT_SYS	45,80,81,82,83,88,89
+BAT_CON	→	+BAT_CON	60,88
+RTC_POWER	→	+RTC_POWER	81
+5VA	→	+5VA	56,66,81
+3VA	→	+3VA	11,28,30,56,57,60,66,81,88
+5VQ	→	+5VQ	81,83,85,89,91
+3VQ	→	+3VQ	81,84,85,89,91
+2.5VQ	→	+2.5VQ	83
+1.8VQ	→	+1.8VQ	84,85,91
+1.8VQ_VGA	→	+1.8VQ_VGA	83
+1.2VQ	→	+1.2VQ	83
+0.9VQ	→	+0.9VQ	83
+0.9VSUS_VO	→	+0.9VSUS_VO	83
+0.6VQ	→	+0.6VQ	83
+12VSUS	→	+12VSUS	81,91
+5VSUS	→	+5VSUS	52,66,81
+3VSUS	→	+3VSUS	8,9,11,12,28,30,31,36,51,81,92
+1.8VSUS	→	+1.8VSUS	9,11,28,80,84,89
+0.9VSUS	→	+0.9VSUS	83
+12VS	→	+12VS	28,31,48,91
+5VS	→	+5VS	30,31,36,48,50,51,56,57,61,80,91
+3VS	→	+3VS	8,9,10,11,12,16,17,28,30,31,36,37,40,45,48,50,51,53,56,57,61,62,64,66,91,92
+1.8VS	→	+1.8VS	8,9,11,28,31,44,48,57,80,89,91
+0.6VS	→	+0.6VS	16,17,57,83
+3V	→	+3V	31,44,57,64,66,91
+1.2V	→	+1.2V	7,11,16,17,57,83
+2PSVPP	→	+2PSVPP	83
+1.8VS_VGA	→	+1.8VS_VGA	83
+1.35VS_VGA	→	+1.35VS_VGA	83
+VDDCL_VGA	→	+VDDCL_VGA	11,80,89
+VDDC_VGA	→	+VDDC_VGA	11,80,89
+VDDCR_CPU_SOC	→	+VDDCR_CPU_SOC	11,80
+VDDCR_CPU	→	+VDDCR_CPU	11,80

FOR POWER TEST



PEGATRON		Title : POWER_SIGNAL	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Pegatron Corp.		Engineer: Wayne Sung	
Size	Project Name	Rev	
Custom	FX505AN	1.0	
Date: Tuesday, March 12, 2019	Sheet	93	of 97



[illegible]

20180240
C06G1-C06G4 are changed to 0462

2018028A
Rearring R090
PCIE_T0[0][11]_SD2_C are changed to PCIE_T0[0][11]_D2_S02_C

2018020C
Add R7112 R7118
Remove C7502
Add R3641, R3642

20180120A
Add R4002, R4008, R4012
memory swap
Delete test point on C06120

2018018B
Add R2454
Add C5141, C5145
Add SATA/PCIE module on Page 12
Change R3641, R3642 to 0462

20181102
Add R2104
Change B07061 to jumper
Delete R2459

20181105
Change R3624, R3632, R3639 to TX
Change C5141, C5145 to 0462
Add R3624, R3632
Remove SATA signals to SD2

20181105
D0001 swap

20181106
Remove SATA_DEVSLP

20181107
Remove H6527
Add L4001, Change the sequence of parts on critical of battery

20181108
Modify for the circuit of GPU sense
H6M1 and L58 signals swap

20181109
Change C2105 from 0462 to 0463
Change H0X050 2P to 0465 2ch

20181112
R57402 swap
update power segment

20181113
Delete R61, R65 CA related circuit
Add Q4601, Q4602

20181114
Change D3611 to H240

20181122
Change Q4602 to L265 and be unmount

20181207
Change U2001 to 9609-081000
Change R5120 to 33 ohm
Mounting R5127
Unmounting Q102, Q1103, R1114, R1115
Change R6507 to 10ohm
Add R449, R449B, R0461
Remove FP_FUSE_GPU to -FP_FUSE_GPU

20181207
Unmount U2401, R5337

20181211
Update power schematic 1211

20181217
Mount Q5704, Q5708, R5705, R5705, R5742
Change BT_04704 to -BT_04704
Change 10ohm to 10ohm pad
Remove R5742

20181219
Remove D7405
Add R5205-R5210, C5205-C5210

20181224
Mount R5705, Q5705

20181226
Change BNT of DC of swapped to level shifter

20181227
Change 0462 MLC "1" to 0462 MLC "2" for 0462/MS request
Change C0603 to 100pf

20181228
Unmount R7405
Remove L2615
Change C1147, C1149 to 10uF 0462, Remove C1126
Change R7115 to shortpad
Change R5425, R5426 to 0462
Change R0414, R0415 to 4.7kOhm
Mount C1008, C1116

20180503
Change R7114-R7118 to T7101-T7106

20180504
Change R0900 to shortpad
Change R5425, R5426, R5428 to 5% component
Remove C5116
Change C8712, C8717, C8718, C8719 to lower package

20180507
Delete T7101, T7104
Unmount C5401
Change R3004, R3007, R3014 to 0 ohm, R3008, R3009, R3016, R3019 to 100 ohm

20180214
Mount Q4602
Mount R5742, unmount R7463

20180219
Change C4601, C4604 to 10uF
Change R4604 to shortpad